JPH0217976B2 - - Google Patents
Info
- Publication number
- JPH0217976B2 JPH0217976B2 JP56144476A JP14447681A JPH0217976B2 JP H0217976 B2 JPH0217976 B2 JP H0217976B2 JP 56144476 A JP56144476 A JP 56144476A JP 14447681 A JP14447681 A JP 14447681A JP H0217976 B2 JPH0217976 B2 JP H0217976B2
- Authority
- JP
- Japan
- Prior art keywords
- phase
- clock
- output
- received data
- delay section
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000001934 delay Effects 0.000 claims description 5
- 230000000630 rising effect Effects 0.000 description 4
- 238000000034 method Methods 0.000 description 3
- 230000001960 triggered effect Effects 0.000 description 3
- 230000003111 delayed effect Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000012935 Averaging Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56144476A JPS5846743A (ja) | 1981-09-11 | 1981-09-11 | 位相同期装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56144476A JPS5846743A (ja) | 1981-09-11 | 1981-09-11 | 位相同期装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5846743A JPS5846743A (ja) | 1983-03-18 |
JPH0217976B2 true JPH0217976B2 (en]) | 1990-04-24 |
Family
ID=15363181
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56144476A Granted JPS5846743A (ja) | 1981-09-11 | 1981-09-11 | 位相同期装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5846743A (en]) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6128251A (ja) * | 1984-07-19 | 1986-02-07 | Nitsuko Ltd | クロツク同期方式 |
JPS63310217A (ja) * | 1987-06-12 | 1988-12-19 | Nitsuko Corp | ディジタル位相同期回路 |
JPH0616620B2 (ja) * | 1987-06-15 | 1994-03-02 | 沖電気工業株式会社 | ディジタル位相同期回路 |
-
1981
- 1981-09-11 JP JP56144476A patent/JPS5846743A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5846743A (ja) | 1983-03-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2718664B2 (ja) | 位相同期検出回路 | |
US7188131B2 (en) | Random number generator | |
JP2597239B2 (ja) | ディジタル位相同期ループ及び該ディジタル位相同期ループを具える受信機及びその制御方法 | |
JPH1022822A (ja) | ディジタルpll回路 | |
JPH0217976B2 (en]) | ||
US4955040A (en) | Method and apparatus for generating a correction signal in a digital clock recovery device | |
JPH0157539B2 (en]) | ||
JPH1114714A (ja) | 半導体試験装置 | |
JPH05315898A (ja) | トリガ同期回路 | |
JP2701717B2 (ja) | パルス同期化回路 | |
JP3132583B2 (ja) | 位相検出回路 | |
RU2110144C1 (ru) | Устройство синхронизации | |
JP3147129B2 (ja) | タイミング発生装置 | |
JPH0879029A (ja) | 4相クロツクパルス発生回路 | |
US4083014A (en) | Frequency lock loop | |
JP2655165B2 (ja) | 同期インバータの同期方法、同期信号発生回路および同期インバータ装置 | |
JP2692071B2 (ja) | 位相同期パルス発生回路 | |
JPH0591096A (ja) | クロツク再生回路 | |
JPH0625061Y2 (ja) | 時間発生回路 | |
JP2679471B2 (ja) | クロック切替回路 | |
JPS62110320A (ja) | デジタルpll回路 | |
JPH03255743A (ja) | ビット同期回路 | |
JPH05129937A (ja) | 遅延回路 | |
JPH0256853B2 (en]) | ||
JPH08195674A (ja) | クロック抽出回路 |